47 lines
1.4 KiB
YAML
47 lines
1.4 KiB
YAML
# Copyright (c) 2024 loramodem contributors
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
description: |
|
|
Semtech LR1110/LR1120 multi-protocol radio transceiver.
|
|
|
|
This driver implements Zephyr's LoRa subsystem API for LoRa packet mode
|
|
only. LoRaWAN and GNSS capabilities of the LR11xx are not used.
|
|
|
|
The LR11xx uses a 2-byte SPI opcode protocol that differs from the
|
|
SX126x family: commands consist of a 2-byte opcode followed by
|
|
parameters. Responses are read in a separate transaction after
|
|
asserting NSS, beginning with STAT1 and STAT2 status bytes.
|
|
|
|
compatible: "semtech,lr11xx"
|
|
|
|
include: spi-device.yaml
|
|
|
|
properties:
|
|
reset-gpios:
|
|
type: phandle-array
|
|
required: true
|
|
description: |
|
|
GPIO connected to NRESET (active low). Drive low for >= 100 us
|
|
to reset the chip.
|
|
|
|
busy-gpios:
|
|
type: phandle-array
|
|
required: true
|
|
description: |
|
|
GPIO connected to the BUSY pin (active high).
|
|
The host must wait for BUSY to go low before starting a new
|
|
SPI transaction.
|
|
|
|
event-gpios:
|
|
type: phandle-array
|
|
required: true
|
|
description: |
|
|
GPIO connected to the DIO9 / EVENT pin (active high).
|
|
Used for RX packet-ready and TX-done interrupts.
|
|
|
|
lf-clk-gpios:
|
|
type: phandle-array
|
|
description: |
|
|
Optional: GPIO to enable/disable the LF clock output from LR11xx.
|
|
Some board designs use this to drive an external 32.768 kHz crystal.
|